# ARM Next-Generation IP Supporting Avago High-End Networking

Mike Filippo – ARM<sup>®</sup> Lead Architect David Sonnier – Avago Technologies<sup>®</sup> Lead Architect







- ARM next-generation 64-bit CPU IP
- ARM enterprise system IP
- Avago Axxia<sup>®</sup> communication processor platform architecture
- Axxia 5516
- Axxia software
- Axxia advantages for networking applications





## **ARM Expansion Into Enterprise**

- ARM has historically focused on the mobile market
- Our ecosystem and performance/power-efficiency is enabling a significant move into the enterprise space
- A number of new products enabling enterprise expansion
  - CPUs Cortex<sup>®</sup> A57 / Cortex-A53
  - Scalable interconnects CoreLink CCN-508 / CCN-504
  - Architectures ARMv8-A, AMBA<sup>®</sup> 5 CHI

#### Performance, power-efficiency, scalability

A new generation of IP enabling order-of-magnitude scaling







## Cortex-A57/A53: A Continuum of Performance/Power



#### Cortex-A57:ARM's highest-performance 64-bit CPU

- 3-wide dispatch, 8-wide out-of-order issue, 128 in-flight instructions
- 48K I\$, 32K D\$, shared L2 cache (512KB-2M, 16-way)

- Cortex-A53:ARM's most power-efficient 64-bit CPU
- In-order, dual-issue superscalar execution
- 32K I\$, 32K D\$, shared L2 cache (128KB-2M, 8-way)

Co-optimized perf/power continuity enabling big.LITTLE™ multiprocessing





## ARM CoreLink System IP





### CoreLink CCN-508 System Architecture

- 8x processor clusters (32-CPU system), 4 25GB/s memory-controller ports
- Transport Layer fully distributed, implementation-aware design
  - Core-frequency, single-cycle transport five bi-directional rings supporting AMBA 5 CHI virtual channels
  - 4x128-bit data rings 2.9Tbps peak, 1.8Tbps sustained throughput
- L3 + PoC/PoS + Snoop-filter: 8x partitions, IM-32M total capacity
  - Ordering/coherency point(s) for accesses to DRAM
  - Snoop-filtering for coherency scalability
  - Adaptive exclusion/inclusion caching policy
- 8x I/O-master bridges 24 ACE-Lite ports
  - I/O coherent w/ SMMU support
  - 320+Gbps usable bandwidth / bridge
  - Uses L3 for flexible I/O caching
- Integrated system-clocking support

GIES

- Source-synchronous async bridges
- Flexible clock-ratios, timing-mitigation





### CoreLink CCN-508 QoS / Power-Management Architecture

- End-to-end QoS from ingress to egress and throughout interconnect
- Optional QoS regulation at all ingress points
  - User sets latency/bandwidth requirements, QoS-requirements produced accordingly
  - Regulate for guaranteed latency, minimum latency, available bandwidth
- Prioritized arbitration and elimination of head-of-line blocking at:
  - Ring upload/download, I/O-bridge ingress/arbiter/scheduler, L3 scheduler/retry-protocol
- QoS-based, hybrid-retry protocol-layer flow-control (AMBA 5 CHI)
- L3 partial power-down
  - Power-down half of the L3 data/tag RAMs (16-way  $\rightarrow$  8-way, snoop-filter remains active)
- L3 RAM power-down
  - Power-down all of L3 data/tag RAMs when caching not needed (snoop-filter remains active)

7

- L3 active retention
  - L3 RAM retention control w/ in-pipeline wake-up







# **ARM IP Enabling Enterprise Solutions**

- Next-generation ARM IP is pushing the envelope of compute and system scalability
  - Cortex-A57 / Cortx-A53 CPUs offer high performance and extreme power efficiency to satisfy enterprise compute requirements
  - Corelink CCN-504/CCN-508 enable highly scalable system solutions with 16-core and 32core form-factors
- But in the end, the ARM ecosystem is all about our partners and their ability to use ARM IP to help create new and innovative products
  - Illustrated by our close working relationship with Avago in enterprise networking











- Avago Axxia Platform Architecture
- Axxia 5516
- Axxia Software
- Axxia Advantages for Networking Applications





### Avago Axxia Platform Architecture





#### **Turn-Key Software**



**Axxia accelerates performance & increases power efficiency** 

### Axxia Acceleration Model Comparison

Need packet flow through engine I, engine 3, CPU, engine 2 and then out.

#### **Non-Pipelined**

Wastes CPUs to chain acceleration engines

#### **Fixed Pipeline**

Not flexible enough to support this ordering without going through engines twice

#### **Virtual Pipeline**

- Use acceleration engines in any order
- Each packet can run on a different pipeline



#### Fixed Pipeline





### Multicore Axxia Usage Models



• Checksum/CRC generation

• Checksum/CRC generation

AXXIA provides more powerful and more flexible acceleration compared to other multicore architectures





### Axxia 5516: Industry Leading Innovation





**First Fully Cache Coherent** 



ARM CCN-504 Network Interconnect

Market Leading Acceleration Engines and Packet Processing



First Integrated Ethernet Switch with 16 10Gb Ethernet links



**Samples Delivered on Schedule** with customer Linux bring-up in 2 days





#### AXM5516 Product Overview

#### Compute Complex System

- Up to 16x ARM Cortex A15 cores
- 3.5DMIPS/MHZ/Core
- Up to I.6GHz per core
- 2MB L2 per 4 core cluster
- 8MB Shared non-inclusive L3 Cache
- I6-Core SMP support HW coherency
- Hardware Virtualization Support

#### Memory Subsytem

- 2x 72 DDR3
- Secure System Complex
  - Including secure boot, parameter storage & long-term data storage
  - Boundary interface protection features

#### System Communication

– Virtual Pipeline<sup>™</sup>

OLOGIES

#### Network Compute Adapter

- CPU connection to virtual pipeline
- Support flexible flow aware load balancing, ordered and atomic functionality
- Same connection to on chip cores and external cores over PCI-E/SRIO
- Easily adaptable to future cores

- Acceleration Engines
  - Packet Processing (50Gbps)
  - Security Engine (20Gbps)
  - DPI Engines (7Gbps)
  - Non-blocking L2 switching for Ethernet
  - Trafifc Manager (Flexible 7 layer hierachy, millions of queues & schedulers, 25Gbps)
  - Timer Manager (millions of timers)

#### • Flexible SerDes Interfaces

- Up to 16x 10GbE via XFI / SFI / 10GBaseKR
- Up to 8x GbE via QSGMII
- Up to 20x GbE via SGMII
- 2 controllers PCIe Gen2
- 2 controller SRIO v2.2
- Miscellaneous
  - USB, UART, I2C, SPI, GPIO
  - I 588 & SyncE Support
  - Secure Boot & System Features
- Technology
  - 28nm Technology
  - Samples delivered Q3 2013



### AXM5516 Evaluation & Test Board

- Used internally and by cutomers
- Linux and test applications up and running on board very quickly after first silicon
- DIMM based DDRs for flexible test configs
- Advanced Mezzanine Card (AMC) based connectivity
  - Up tol6x 10Gbe
  - Up to 20x Gbe
  - SRIO/PCI
  - USB
- SyncE and timing protocol (e.g. IEEE 1588) support
- Full debug/JTAG connectivity
- Power measurement capability
  - Measure power under actual application load and conditions, not just best case





#### Axxia Software & System Solutions

HNOLOGIES



### Axxia Application Development Kit (ADK)



#### Avago offers a comprehensive suite of SW

- ✓ ADK provides simple method to leverage power of virtual pipeline
- ✓ Fastpath leverages Virtual Pipeline accelerations for very high performance
- Customers can mix and match modules as needed for their application
- ✓ Device independent C-API at functional level of abstraction simplifies s/w integration
- ✓ API consistent across entire Axxia family
- Architecture and framework s/w supports addition of customer-proprietary modules

Low Cost, Rapid System Development Differentiation, Scalable and Future Proof Deployments



### AXXIA 5516 For Networking Applications

- World's first cache-coherent, 16 core SMP ARM-based processor
- Based on flexible AXXIA multicore SoC architecture
- Built with ARM CCN-504 interconnect and Cortex-AI5 processors
- Industry leading acceleration
- Virtual Pipeline<sup>TM</sup> acceleration interconnect
- Full software solution including Application Development Kit (ADK)







- ARM is enabling unique solutions across the enterprise space with groundbreaking CPU and system IP
- ARM's strength is in its ecosystem and in strong relationships with partners such as Avago
- Avago Axxia platform architecture offers industry-leading performance and power-efficiency
- Axxia 5516: innovative Avago capabilities supported by ARM IP for enterprise





#### Thank you.





Avago Technologies and the stylized trademark of Avago Technologies are registered trademarks in the United States and other countries.

Virtual Pipeline is a common-law trademark of Avago Technologies

Qosmos is a registered trademark of Qosmos Société Anonyme à Directoire et Conseil de Surveillance in the United States and other countries.

IEEE is a registered trademark of Computational Intelligence Society in the United States and other countries.

MEF is a registered trademark of Metro Ethernet Forum in the United States and other countries.

ITU is a registered trademark of International Telecommunications Union in the United States and other countries.

6Wind is a registered trademark of 6WIND S.A. Corporation in the United States and other countries.

Tieto is a registered trademark of TietoEnator Oyj Corporation in the United States and other countries.

Aricent is a registered trademark of Aricent Inc. Exempted Limited Company in the United States and other countries. ARM is a registered trademark of ARM Holdings in the United States and other countries.



